Products & Solutions
Customer Quote

"AMCC values working with leading IP providers, such as Denali, who can provide high-quality products to help us achieve our design requirements in the most cost-effective manner. In order to get to market quickly with lower risk of integration errors, AMCC chose Denali verification IP architected for seamless integration into our advanced SystemVerilog design and verification methodology. Denali's products' performance and integration gives us confidence that our end-products will properly interoperate with these industry standard interfaces."

Vu Nguyen
VP of Engineering
AMCC

Denali Databahn™

Denali Databahn is the most trusted design IP solution for SoC interfaces such as PCI Express, DDR-SDRAM, and NAND Flash memory. Databahn controllers are fully configurable, and silicon proven in over 27 process nodes.

right pointing arrow Get Databahn today!

Memory Report

The Denali Memory Report (DMR) is now available online, in the form of weekly articles and quarterly webcasts that address trends, analysis, and news for the semiconductor memory industry.

right pointing arrow  Access the DMR now!

 

PureSpec-ASI

PureSpec-ASI is a complete verification IP solution for verifying compliance and compatibility of ASI designs. PureSpec-ASI includes simulation models for all protocol layers and device types, and provides extensive traffic generation capabilities to greatly enhance your design verification productivity. PureSpec-ASI is architected to ensure high-quality, high-performance, and seamless integrations.

Evaluate PureSpec today! 

Key Features
Other Protocols
AMBA
ASI
CE-ATA
DRAM
Ethernet
Flash/Flash Cards
PCI Express
PLB
Serial ATA
SRAM
USB 2.0
USB OTG
  • Full timing, bus functional modeling of Advanced Switching Specifications
  • Multiple testbench and language interface
    -Verilog, VHDL, C/C++, System C, e, OpenVera
  • Monitors for interoperability testing
  • Controllable rule checks matching ASI-SIG Compliance Checklist
  • All ASI layers supported (including PCI Express PL and DL)
  • All ASI device types supported
  • ASI power management supported
  • Direct access to configuration registers
  • Detailed coverage of functional layers, including clock recovery
  • Supports all revisions of specifications
  • User-customizable packet generation
  • Pre-defined traffic libraries
  • Powerful error injection capability
  • Cumulative functional coverage reports
  • Easy design and verification integration
Fabric Topography of the ASI Model

PureSpec-ASI models all the devices in an ASI topology. A generic device conforming to the specification can also be emulated. Composite configurations by port, function or virtual channel are also supported. A library of common ASI device configurations are available online from Denali.

Data Generation

PureSpec-ASI provides a sophisticated data generation engine to help drive defined, pseudo-random bus traffic at all layers. Injected errors and error conditions are flagged and recovered according to ASI specifications. The highly integrated nature of PureSpec-ASI's model behavior and data generation engine applies a sophisticated context-sensitive data generation approach to test plan execution. This enables direct translation from test plan definition to implementation, greatly accelerating the verification task and your overall verification productivity. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the DUT.

About PureSpec

Denali's unmatched EDA modeling and verification expertise, along with dedicated customer support, help to make PureSpec the highest quality and most widely used verification IP solution in the industry.

PureSpec leverages a proven C-based architecture specifically designed to address modeling and verification of standard interfaces in a wide range of design and verification flows. All PureSpec products are directly integrated into all popular EDA languages and verification environments:


Languages:
  • - Verilog, SystemVerilog, VHDL, Cc/C++, SystemC, 'e', OpenVERA

Environments:
  • - C/C++
  • - Verilog (VCS, NC Verilog, ModelSim, etc.)
  • - VHDL (NC VHDL, ModelSim, etc.)
  • - Cadence Incisive, TestBuilder, Specman Elite
  • - Synopsys VERA
  • - CoWare N2C, ConvergenSC

Evaluate PureSpec today!

More about PureSpec

© 1994 - 2008 Denali Software, Inc.
Denali, the Denali logo, and Denali Software, Blueprint, Databahn, eMemory, MMAV, PureSpec and SystemRDL are trademarks of Denali Software, Inc. All other trademarks are of their respective owners
Privacy Policy