| Denali IP Talks |
|
View the IP Talks! Session at DAC 2008
View Session
|
| Quote |
|
"We continue to offer our customers high-quality IP solutions in our ASIC
offerings, such as Denali's Databahn memory controller, to meet their design
requirements for complex SoCs"
Tom Reeves
Vice President
ASIC Product Group
IBM Microelectronics
|
| Memory Report |
|
The Denali Memory Report (DMR) is now available online, in the form of weekly articles and quarterly
webcasts that address trends, analysis, and news for the semiconductor memory industry.
Access the DMR now!
|
| Customer Quote |
|
"The fast-paced WLAN market requires us to stay ahead of customers' needs by quickly delivering 802.11n solutions with best-in-class performance. Denali's Databahn memory controller IP provides the flexibility to configure solutions for a variety of applications, enabling us to satisfy the most stringent performance requirements without sacrificing time to market."
Walter Morton
Director of IC Design Engineering
Broadom Wireless LAN Group
|
|
|
Databahn DRAM Memory Controller IP
Databahn is the most widely used DDR controller solution, providing the optimal interface between IC designs and the DRAM memory devices. Databahn is fully configurable for performance, power, gatecount, and multi-port data arbitration, and includes an integrated PHY. Databahn supports all commercial DRAM devices including: SDR, DDR1, DDR2, combination DDR1/DDR2, and Mobile SDR/DDR memory.
|
| Databahn DRAM Controller Overview |
Get Databahn Today!  |
- Fully pipelined design with flow control for commands and data, maximizing performance by allowing transactions to occur on every cycle.
- Multi-port architecture ensures memory is shared efficiently among many high-bandwidth client modules.
- Optional single-port architecture omits the port arbitration module to provide the lowest latency access to memory.
- Configuration and performance tuning is integrated into Denali's database of over 10,000 memory models.
- Queue sizes and bus widths are configurable for optimal size vs. performance tradeoff.
- Advanced sequencing engine helps ensure maximum performance by minimizing lost cycles and latency.
- Optional, state-of-the-art elements like the Ordering Engine and Prioritization Engine with selectable algorithms give the controller unparalleled performance and flexibility.
|
| Highly Configurable and Programmable |
|
The following key elements of the controller are configurable so that it is optimized for the performance goal:
- Queue size
- Bus widths
- Memory types
- Low power
|
- Built in self-test
- ECC
- Number of ports, port type, width
- Priority and Ordering engines
|
Other features are highly programmable in nature and offer the system architect extensive flexibility for a particular application.
|
| Physical Interface (PHY) |
|
Denali's unique Databahn physical interface minimizes expensive, power-hungry analog devices and allows for flexibility in layout and feature set. The advanced Databahn PHY adjusts itself so that reads are captured with extra margin, and writes can be tuned to match the board designs.
The Databahn controller has also been integrated with the most popular PHY structures available from ASIC suppliers and third-party PHY vendors.
|
| Silicon Proven |
|
Databahn IP has been proven extensively in silicon, with over 210 design-wins and 85 chips in production silicon, spanning 18 process nodes - all with 100% first-pass success.
| Vendor |
Process (nm) |
| TSMC |
180, 150, 130, 90, 65 |
| UMC |
180, 150 |
| IBM |
180, 110 |
| Toshiba |
180, 130, 90 |
| LSI |
180, 110 |
| Others |
140, 130, 90 |
Databahn is used by over 75 customers, representing a wide range of applications in Consumer, Enterprise, and Mobile markets. For more on how Databahn fits into each of these market applications, click below:
- Consumer: Digital entertainment and multi-media markets call for IP that enables flexibility and fast time-to-market.
- Enterprise: Communications, storage, and high-end computing markets require high performance memory solutions.
- Mobile: The portable and handheld markets require innovative, low cost solutions on a tight power budget.
Evaluate Databahn DRAM Memory Controller IP

|
| Integration Support |
- Powerful GUI for memory controller configuration
- User manual generated for each specific configuration
- Timing and synthesis scripts
- Layout guidelines and constraints
- Design reviews at each milestone
|
|